

Customer No.: 31561  
Docket No.: 11555-US-PA  
Application No.: 10/605,099

### **REMARKS**

#### **Present Status of the Application**

Applicant appreciates that claims 4 and 6-8 have been allowed.

The Office Action rejected claims 1, 5, and 9-10 under 35 U.S.C. 112, second paragraph. The Office Action rejected claims 1-3 under 35 U.S.C. 102(e) as being anticipated by Conley et al. (U. S. Patent 6,871,257; hereinafter Conley). Applicant has amended claims. After entry of the foregoing amendments, claims 1-2 and 4-10 remain pending in the present application, and reconsideration of those claims is respectfully requested.

#### **Discussion of Amendment**

Applicant has amended claims 1, 5, and 9-10 to overcome the rejections under 35 U.S.C. 112, second paragraph.

Applicant has also deleted "flash" to well protect the invention. The flash memory is just an example of the present invention. The present invention can be generally applied to the memory device having the large block memory.

The commands "10H" and "15H" have been amended with specific descriptions. In [0032], the command "10H" is called "start program command" in operation function. In addition, the command "15H", according to its operation function described in [0036] and [0037], can be called the "start program with data cache" command. This amendment does not add new matter.

Customer No.: 31561  
Docket No.: 11555-US-PA  
Application No.: 10/605,099

**Discussion of Claim Rejections under 35 USC 102**

The Office Action rejected claims 1-3 under 35 U.S.C. 102(e) as being anticipated by Conley. Applicant has amended claim 1 to include the features recited in claim 3. Applicant respectfully traverses the rejections for at least the reasons set forth below.

With respect to currently amended claim 1, claim 1 recites that the current page data in the data cache is shifted to the page buffer within the large block memory. This feature is at least not disclosed by the prior art, and is also noted by the Office Action as stated in page 6.

Conley discloses the buffers within the controller. The data cache and the page buffer within the large block memory of the present invention are not disclosed.

Therefore, independent claim 1 is allowable. With at least the same reasons, dependent claim 2 is allowable as well.

Customer No.: 31561  
Docket No.: 11555-US-PA  
Application No.: 10/605,099


**CONCLUSION**

For at least the foregoing reasons, it is believed that all the pending claims 1-2, and 4-10 of the invention patently define over the prior art and are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Respectfully submitted,

Date :

Nov. 1, 2005



Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office  
7<sup>th</sup> Floor-1, No. 100  
Roosevelt Road, Section 2  
Taipei, 100  
Taiwan  
Tel: 011-886-2-2369-2800  
Fax: 011-886-2-2369-7233  
Email: [belinda@icipgroup.com.tw](mailto:belinda@icipgroup.com.tw)  
[Usa@icipgroup.com.tw](mailto:Usa@icipgroup.com.tw)